

C2000[™] MCU 1-Day Workshop

Workshop Guide and Lab Manual

F28xMCUodw Revision 4.0 February 2012



Important Notice

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2009 - 2012 Texas Instruments Incorporated

Revision History

April 2009 – Revision 1.0 October 2009 – Revision 1.1 June 2010 – Revision 2.0 December 2010 – Revision 2.1 October 2011 – Revision 3.0 February 2012 – Revision 4.0

Mailing Address

Texas Instruments Training Technical Organization 6500 Chase Oaks Blvd Building 2 M/S 8437 Plano, Texas 75023

Workshop Topics

| Workshop Topics |
|---|
| Workshop Introduction |
| Architecture Overview |
| Programming Development Environment. 12 Code Composer Studio 12 Linking Sections in Memory 14 |
| Lab 1: Linker Command File |
| Peripheral Register Header Files |
| Reset, Interrupts and System Initialization 30 Reset 30 Interrupts 32 Peripheral Interrupt Expansion (PIE) 34 Oscillator / PLL Clock Module 36 Watchdog Timer Module 37 GPIO 38 |
| Lab 2: System Initialization |
| Control Peripherals46ADC Module46Pulse Width Modulation48ePWM49eCAP61eQEP63 |
| Lab 3: Control Peripherals |
| Flash Programming 71 Flash Programming Basics 71 Programming Utilities and CCS Flash Programmer 72 Code Security Module and Password 73 |
| Lab 4: Programming the Flash75 |
| The Next Step |

Workshop Introduction



C2000 MCU 1-Day Workshop Outline Workshop Introduction Architecture Overview Programming Development Environment Lab: Linker command file Peripheral Register Header Files Reset, Interrupts and System Initialization Lab: Watchdog and interrupts Control Peripherals Lab: Generate and graph a PWM waveform Flash Programming Lab: Run the code from flash memory The Next Step...









| | F2833x | F2803x | F2806x |
|---------------------|--------------|-------------|--------------|
| Clock | 150 MHz | 60 MHz | 80 MHz |
| Flash / RAM | 128Kw / 34Kw | 64Kw / 10Kw | 128Kw / 50Kw |
| On-chip Oscillators | - | 2 | 2 |
| VREG / POR / BOR | - | ✓ | ✓ |
| Watchdog Timer | ✓ | ✓ | ✓ |
| 12-bit ADC | SEQ - based | SOC - based | SOC - based |
| Analog COMP w/ DAC | - | ✓ | ✓ |
| FPU | ✓ | - | ✓ |
| 6-Channel DMA | ✓ | - | ✓ |
| CLA | - | ✓ | ✓ |
| VCU | - | - | ✓ |
| ePWM / HR ePWM | √/√ | √/√ | <i>√\</i> √ |
| eCAP / HR eCAP | √1- | √1- | √ √ |
| eQEP | ✓ | ✓ | ✓ |
| SCI / SPI / I2C | ✓ | ✓ | ✓ |
| LIN | - | ✓ | - |
| McBSP | ✓ | - | 1 |
| USB | - | - | 1 |
| External Interface | ✓ | - | - |



Architecture Overview













Architecture Summary

- ♦ High performance 32-bit CPU
- ♦ 32x32 bit or dual 16x16 bit MAC
- ◆ IEEE single-precision floating point unit (FPU)
- Hardware Control Law Accelerator (CLA)
- Viterbi, complex math, CRC unit (VCU)
- Atomic read-modify-write instructions
- ♦ Fast interrupt response manager
- 128Kw on-chip flash memory
- Code security module (CSM)
- Control peripherals
- ♦ 12-bit ADC module
- Comparators
- Direct memory access (DMA)
- ♦ Up to 54 shared GPIO pins
- Communications peripherals

Programming Development Environment

Code Composer Studio











Linking Sections in Memory



| Compiler Section Names | | | | | | |
|-------------------------------|--|-----------------------|--|--|--|--|
| Initialized | Sections | | | | | |
| Name | Description | Link Location | | | | |
| .text | code | FLASH | | | | |
| .cinit | initialization values for | FLASH | | | | |
| | global and static variables | | | | | |
| .econst | constants (e.g. const int k = 3;) | FLASH | | | | |
| .switch | tables for switch statements | FLASH | | | | |
| .pinit | tables for global constructors (C++) | FLASH | | | | |
| Uninitialize | Uninitialized Sections | | | | | |
| Name | Description | Link Location | | | | |
| .ebss | global and static variables | RAM | | | | |
| .stack | stack space | low 64Kw RAM | | | | |
| .esysmem | memory for far malloc functions | RAM | | | | |
| Note: D th | uring development initialized sections could b e emulator can be used to load the RAM | e linked to RAM since | | | | |





Linker Command File MEMORY { /* Program Memory */ PAGE 0: FLASH: origin = 0x3E8000, length = 0x10000 PAGE 1: /* Data Memory */ MOSARAM: origin = 0x000000, length = 0x400M1SARAM: origin = 0×000400 , length = 0×400 } SECTIONS { .text:> FLASH PAGE = 0.ebss:> MOSARAM PAGE = 1.cinit:> PAGE = 0FLASH .stack:> M1SARAM PAGE = 1}

Lab 1: Linker Command File

> Objective

Use a linker command file to link the C program file (Lab1.c) into the system described below.



System Description

- TMS320F28069
- All internal RAM blocks allocated

Placement of Sections:

- .text into RAM Block L0SARAM on PAGE 0 (program memory)
- .cinit into RAM Block L0SARAM on PAGE 0 (program memory)
- .ebss into RAM Block M0SARAM on PAGE 1 (data memory)
- .stack into RAM Block M1SARAM on PAGE 1 (data memory)

> Procedure

Start Code Composer Studio and Open a Workspace

1. Start Code Composer Studio (CCS) by double clicking the icon on the desktop or selecting it from the Windows Start menu. When CCS loads, a dialog box will prompt you for the location of a workspace folder. Use the default location for the workspace and click OK.

This folder contains all CCS custom settings, which includes project settings and views when CCS is closed so that the same projects and settings will be available when CCS is opened again. The workspace is saved automatically when CCS is closed.

2. The first time CCS opens a "Welcome to Code Composer Studio v5" page appears. Close the page by clicking the x on the "TI Resource Explorer" tab. You should now have an empty workbench. The term workbench refers to the desktop development environment. Maximize CCS to fill your screen.

The workbench will open in the "CCS Edit Perspective" view. Notice the CCS Edit icon in the upper right-hand corner. A perspective defines the initial layout views of the workbench windows, toolbars, and menus which are appropriate for a specific type of task (i.e. code development or debugging). This minimizes clutter to the user interface. The "CCS Edit Perspective" is used to create or build C/C++ projects. A "CCS Debug Perspective" view will automatically be enabled when the debug session is started. This perspective is used for debugging C/C++ projects.

Setup Target Configuration

3. Open the emulator target configuration dialog box. On the menu bar click:

```
File \rightarrow New \rightarrow Target Configuration File
```

In the file name field type **F28069_ctrlSTK.ccxml**. This is just a descriptive name since multiple target configuration files can be created. Leave the "Use shared location" box checked and select Finish.

- 4. In the next window that appears, select the emulator using the "Connection" pull-down list and choose "Texas Instruments XDS100v1 USB Emulator". In the "Board or Device" box type **F28069** to filter the options. In the box below, check the box to select "controlSTICK Piccolo F28069". Click Save to save the configuration, then close the "F28069_ctrlSTK.ccxml" setup window by clicking the X on the tab.
- 5. To view the target configurations, click:

View \rightarrow Target Configurations

and click the plus sign (+) to the left of User Defined. Notice that the F28069_ctrlSTK.ccxml file is listed and set as the default. If it is not set as the default, right-click on the .ccxml file and select "Set as Default". Close the Target Configurations window by clicking the X on the tab.

Create a New Project

6. A *project* contains all the files you will need to develop an executable output file (.out) which can be run on the MCU hardware. To create a new project click:

```
File \rightarrow New \rightarrow CCS Project
```

In the Project name field type **Lab1**. <u>Uncheck</u> the "Use default location" box. Click the Browse... button and navigate to:

C:\C28x\Labs\Lab1\Project

Click OK.

- 7. The next section selects the device. Select the "Family" using the pull-down list and choose "C2000". Set the "Variant" filter using the pull-down list to "2806x
 Piccolo" and choose the "controlSTICK Piccolo F28069". Leave the "Connection" box blank. We have already set up the target configuration.
- 8. Next, open the "Advanced setting" section and set the "Linker command file" to "<none>". We will be using our own linker command file, rather than the one supplied by CCS. Leave the "Runtime Support Library" set to "<automatic>". This will automatically select the "rts2800_fpu32.lib" runtime support library for floating-point devices.
- 9. Now open the "Project templetes and examples" section and select the <u>very top</u> "Empty Project" template. (Note: Do not select the second one from the top this option will create an empty main.c file in the project, which is not needed for this lab exercise). Click Finish.
- 10. A new project has now been created. Notice the Project Explorer window contains Lab1. The project is set Active and the output files will be located in the Debug folder. At this point, the project does not include any source files. The next step is to add the source files to the project.
- 11. To add the source files to the project, right-click on Labl in the Project Explorer window and select:

Add Files...

or click: Project \rightarrow Add Files...

and make sure you're looking in C:\C28x\Labs\Lab1\Files. With the "files of type" set to view all files (*.*) select Lab1.c and Lab1.cmd then click OPEN. A "File Operation" window will open, choose "Copy files" and click OK. This will add the files to the project.

12. In the Project Explorer window, click the plus sign (+) to the left of Lab1 and notice that the files are listed.

Project Build Options

13. There are numerous build options in the project. Most default option settings are sufficient for getting started. We will inspect a couple of the default options at this time. Right-click on Lab1 in the Project Explorer window and select Properties or click:

Project \rightarrow Properties

- 14. A "Properties" window will open and in the section on the left under "Build" be sure that the "C2000 Compiler" and "C2000 Linker" options are visible. Next, under "C2000 Linker" select the "Basic Options". Notice that .out and .map files are being specified. The .out file is the executable code that will be loaded into the MCU. The .map file will contain a linker report showing memory usage and section addresses in memory.
- 15. Next in the "Basic Options" set the Stack Size to **0x200**.

16. Under "C2000 Compiler" select the "Processor Options". Notice the "Use large memory model" and "Unified memory" boxes are checked. Next, notice the "Specify CLA support" is set to cla0, the "Specify floating point support" is set to fpu32, and the "Specify VCU support" is set to vcu0. Select OK to save and close the Properties window.

Linker Command File – Lab1.cmd

- 17. Open and inspect Lab1. cmd by double clicking on the filename in the project window. Notice that the Memory { } declaration describes the system memory shown on the "Lab1: Linker Command File" slide in the objective section of this lab exercise. Memory blocks L3DPSARAM and L4SARAM have been placed in program memory on page 0, and the other memory blocks have been placed in data memory on page 1.
- 18. In the Sections { } area notice that the sections defined on the slide have been "linked" into the appropriate memories. Also, notice that a section called .reset has been allocated. The .reset section is part of the rts2800_fpu32.lib and is not needed. By putting the TYPE = DSECT modifier after its allocation the linker will ignore this section and not allocate it. Close the inspected file.

Build and Load the Project

19. Two buttons on the horizontal toolbar control code generation. Hover your mouse over each button as you read the following descriptions:

| æ | | - 44 | | |
|-------|---|------------|---|--|
| Civic | - | - 20 m | - | |
| - | | The second | | |
| | | | | |

| Button | Name | Description |
|--------|-------|--|
| 1 | Build | Full build and link of all source files |
| 2 | Debug | Automatically build, link, load and launch debug-session |

- 20. Click the "Build" button and watch the tools run in the Console window. Check for errors in the Problems window (we have deliberately put an error in Labl.c). When you get an error, you will see the error message in the Problems window. Expand the problem by clicking on the plus sign (+) to the left of the "Errors". Then simply double-click the error message. The editor will automatically open to the source file containing the error, with the code line highlighted with a question mark (?).
- 21. Fix the error by adding a semicolon at the end of the "z = x + y" statement. For future knowledge, realize that a single code error can sometimes generate multiple error messages at build time. This was not the case here.
- 22. Build the project again. There should be no errors this time.
- 23. CCS can automatically save modified source files, build the project, open the debug perspective view, connect and download it to the target, and then run the program to the beginning of the main function.

Click on the "Debug" button (green bug) or click Run \rightarrow Debug.

Notice the CCS Debug icon in the upper right-hand corner indicating that we are now in the "CCS Debug Perspective" view. The program ran through the C-environment initialization routine in the rts2800_fpu32.lib and stopped at main() in Labl.c.

Debug Environment Windows

It is standard debug practice to watch local and global variables while debugging code. There are various methods for doing this in Code Composer Studio. We will examine two of them here: memory browser, and expressions.

24. Open a "Memory Browser" to view the global variable "z".

Click: View \rightarrow Memory Browser on the menu bar.

Type &z into the address field, select "Data" memory page, and then select Go. Note that you must use the ampersand (meaning "address of") when using a symbol in a memory browser address box. Also note that CCS is case sensitive.

Set the properties format to "Hex 16 Bit – TI Style Hex" in the browser. This will give you more viewable data in the browser. You can change the contents of any address in the memory browser by double-clicking on its value. This is useful during debug.

25. Notice the "Variables" window automatically opened and the local variables x and y are present. The variables window will always contain the local variables for the code function currently being executed.

(Note that local variables actually live on the stack. You can also view local variables in a memory browser by setting the address to "SP" after the code function has been entered).

26. We can also add global variables to the "Expressions" window if desired. Let's add the global variable "z".

Click the "Expressions" tab at the top of the window. In the empty box in the "Expression" column (*Add new expression*), type z and then enter. An ampersand is not used here. The expressions window knows you are specifying a symbol. (Note that the expressions window can be manually opened by clicking: View \rightarrow Expressions on the menu bar).

Check that the expressions window and memory browser both report the same value for "z". Trying changing the value in one window, and notice that the value also changes in the other window.

Single-stepping the Code

27. Click the "Variables" tab at the top of the window to watch the local variables. Singlestep through main() by using the <F5> key (or you can use the Step Into button on the horizontal toolbar). Check to see if the program is working as expected. What is the value for "z" when you get to the end of the program?

Terminate Debug Session and Close Project

28. The Terminate button will terminate the active debug session, close the debugger and return CCS to the "CCS Edit Perspective" view.

Click: Run \rightarrow Terminate or use the Terminate icon:

29. Next, close the project by right-clicking on Labl in the Project Explorer window and select Close Project.

End of Exercise

Peripheral Register Header Files

| Traditio | onal Approach to C Coding |
|--------------|---|
| #define ADCC | TL1 (volatile unsigned int *)0x00007100 |
| | |
| void main(vo | id) |
| { | |
| *ADCCTL1 | = 0x1234; //write entire register |
| *ADCCTL1 | = 0x4000; //enable ADC module |
| } | |
| dvantages | - Simple, fast and easy to type |
| | to remember) |
| sadvantages | Requires individual masks to be generated to manipulate individual bits |
| | - Cannot easily display bit fields in debugger wind |
| | - Will generate less efficient code in many cases |
| | |



| 1919 Registers 🛛 🦚 🕫 🗖 | al µn∂r ⊫ri esi esi | | IIII Registers 💥 🦑 🕫 | |
|--|---------------------|---|----------------------|--------|
| Name | Value | ~ | Name | Value |
| Core Registers | | | Core Registers | |
| ⊕ MA ADC ■ ■ ■ ■ | | | E AM ADC | |
| ADCRESULT | | | ADCCTL 1 | 0x40E4 |
| E M CLA | | | ADCCTL2 | 0x0001 |
| E M COMP1 | | | ADCINTELG | 0x0001 |
| GOMP2 | | | ADCINTFLGCLR | 0x0000 |
| E COMP3 | | | ADCINTOVE | 0x0001 |
| E M CPUTIMER | | | ADCINTOVECLR | 0x0000 |
| E M CSM | | | INTSEL 1N2 | 0x0060 |
| AM DEVEMU | | | INTSEL3N4 | 0x0000 |
| E MA DMA | | | 1000 INTSEL5N6 | 0x0000 |
| E M eCANA | | 1 | INTSEL 7N8 | 0x0000 |
| E an eCANA_LAM | | | INTSEL9N 10 | 0x0000 |
| E M eCANA_MOTS | | | SOCPRICTL | 0x0000 |
| E M eCANA_MOTO | | | ADCSAMPLEMODE | 0x0000 |
| E CANA_MBX_CONTENT | | | ADCINTSOCSEL 1 | 0x0000 |
| | | | ADCINTSOCSEL2 | 0x0000 |
| eCAP2 | | | ADCSOCFLG1 | 0x0000 |
| | | | ADCSOCFRC1 | 0x0000 |
| | | | ADCSOCOVF1 | 0x0000 |
| ePWM2 | | | ADCSOCOVFCLR1 | 0x0000 |
| | | | ADCSOC0CTL | 0x3806 |
| | | - | ADCSOC1CTL | 0x0000 |
| 🗉 👬 ePWM5 | | | ADCSOC2CTL | 0x0000 |
| 🗄 👬 ePWM6 | | | ADCSOC3CTL | 0x0000 |
| | | | ADCSOC4CTL | 0x0000 |
| ePWM8 | | | ADCSOC5CTL | 0x0000 |
| | | | ADCSOC6CTL | 0x0000 |
| eQEP2 | | | ADCSOC7CTL | 0x0000 |
| E MA XINT | | | ADCSOC8CTL | 0x0000 |
| E AN FLASH | | | ADCSOC9CTL | 0x0000 |
| 🗉 🛗 FPU | | | ADCSOC 10CTL | 0x0000 |
| 🗉 🛗 GPIO | | | ADCSOC11CTL | 0x0000 |
| HRCAP1 | | ~ | ADCSOC 12CTL | 0x0000 |

| Expressions 🛛 | | 🖄 📲 🖶 🚽 | • X 🗞 🕸 🗈 🖻 |
|------------------|-----------------------|--------------|-----------------|
| xpression | Туре | Value | Address |
| / 🥭 AdcRegs | struct ADC_REGS | {} | 0x00007100@Data |
| 🖃 🥭 ADCCTL1 | union ADCCTL1_REG | {} | 0x00007100@Data |
| (×)= all | unsigned int | 0x40E4 (Hex) | 0x00007100@Data |
| 🖃 🥭 bit | struct ADCCTL1_BITS | {} | 0x00007100@Data |
| (X)= TEMPCONV | (unsigned int: 15: 1) | 0 | 0x00007100@Data |
| (X)= VREFLOCONV | (unsigned int: 14: 1) | 0 | 0x00007100@Data |
| (x)= INTPULSEPOS | (unsigned int: 13: 1) | 1 | 0x00007100@Data |
| (×)= ADCREFSEL | (unsigned int: 12: 1) | 0 | 0x00007100@Data |
| (×)= rsvd1 | (unsigned int: 11: 1) | 0 | 0x00007100@Data |
| (X)= ADCREFPWD | (unsigned int: 10: 1) | 1 | 0x00007100@Data |
| (×)= ADCBGPWD | (unsigned int:9:1) | 1 | 0x00007100@Data |
| (×)= ADCPWDN | (unsigned int:8:1) | 1 | 0x00007100@Data |
| (X)= ADCBSYCHN | (unsigned int: 3:5) | 0 | 0x00007100@Data |
| (×)= ADCBSY | (unsigned int: 2:1) | 0 | 0x00007100@Data |
| (×)= ADCENABLE | (unsigned int: 1: 1) | 1 | 0x00007100@Data |
| (x)= RESET | (unsigned int:0:1) | 0 | 0x00007100@Data |
| ADCCTL2 | union ADCCTL2_REG | {} | 0x00007101@Data |
| (×)= rsvd1 | unsigned int | 0 | 0x00007102@Data |
| (v)= rsvd2 | unsigned int | 0 | 0x00007103@Data |
| H 🥭 ADCINTFLG | union ADCINT_REG | {} | 0x00007104@Data |
| ADCINTFLGCLR | union ADCINT_REG | {} | 0x00007105@Data |
| ADCINTOVF | union ADCINT_REG | {····} | 0x00007106@Data |
| ADCINTOVFCLR | union ADCINT_REG | <i>{}</i> | 0x00007107@Data |
| 🗉 🥭 INTSEL 1N2 | union INTSEL 1N2_REG | {} | 0x00007108@Data |
| INTSEL3N4 | union INTSEL3N4_REG | {} | 0x00007109@Data |
| INTSEL5N6 | union INTSEL5N6_REG | {} | 0x0000710A@Data |
| INTSEL7N8 | union INTSEL7N8_REG | <i>{}</i> | 0x00007108@Data |
| INTSEL9N 10 | union INTSEL9N10_REG | <i>{}</i> | 0x0000710C@Data |
| (x)= rsvd3 | unsigned int | 0 | 0x0000710D@Data |
| (x)= rsvd4 | unsigned int | 0 | 0x0000710E@Data |
| (x)= rsvd5 | unsigned int | 0 | 0x0000710F@Data |
| SOCPRICTL | union SOCPRICTL_REG | <i>{}</i> | 0x00007110@Data |
| (x)= rsvd6 | unsigned int | 0 | 0x00007111@Data |

| Structure Naming | g Conventions |
|---|---|
| The F2806x head All of the periphe All of the register All of the bit field All of the register | ler files define: eral structures r names I names r addresses |
| PeripheralName.RegisterName.all | // Access full 16 or 32-bit register |
| PeripheralName.RegisterName.half.LSW | // Access low 16-bits of 32-bit register |
| PeripheralName.RegisterName.half.MSW | // Access high 16-bits of 32-bit register |
| PeripheralName.RegisterName.bit.FieldName | // Access specified bit fields of register |
| Notes: [1] "PeripheralName" are assigned by T They are a combination of capital a | II and found in the F2806x header files. and small letters (i.e. CpuTimer0Regs). |
| [2] "RegisterName" are the same name They are always in capital letters (i | s as used in the data sheet. i.e. TCR, TIM, TPR,). |
| [3] "FieldName" are the same names as They are always in capital letters (i | s used in the data sheet. i.e. POL, TOG, TSS,). |

| CCS Edit - Example/ | Adc.c - Code | Composer Studio | |
|--------------------------------|--------------|---|-----------------------------|
| <u>Bile Edit View Navigate</u> | Project Run | Scripts <u>W</u> indow <u>H</u> elp | |
| 🔁 • 🔛 🔞 i 🔦 • | · 参• | A•] 🔟 😳 🗇 • 🗘 - | 😭 🎭 CCS Debug 📑 CCS Edit |
| Adc.c 🖂 | | | |
| 20 | | | ^ |
| 21// Reset th | he ADC mod | iule | |
| 22 // Note: The J | ADC is al: | ready reset after a DSP reset, but this example is just showing | 2 |
| 23// good codin | practice | to reset the peripheral before configuring it as you never | |
| 24// know why th | te DSF has | started the code over again from the beginning). | |
| 25 Addkegs.A | DCCIL1.D1 | L.KLDLI = 1; // Reset the ADC | |
| 27 // Most wait | ancors a | variads for the reset to take offect | |
| 28 // Note that | ADCCLK = | WSCLKOUT for F2806x devices. | |
| 29 asm (" NOP | 1) : | | |
| 30 asm (" NOP | 1) = | | |
| 31 | | | |
| 32 AdcRegs.A | DCCTL1.bit | .RESET = 1; | |
| 33 | | | |
| 34 | | | |
| 35// Power-uj | and cont | figure the ADC | |
| 36 AdcRegs.A | DCCTL1.al: | <pre>L = 0x00E4; // Power-up reference and main ADC</pre> | |
| 37// bit 15 | 0: | RESET, ADC software reset, 0=no effect, 1=resets the ADC | |
| 38// bit 14 | 0: | ADCENABLE, ADC enable, O=disabled, 1=enabled | |
| 39// bit 13 | 0: | ADCBSY, ADC busy, read-only | |
| 40// bit 12-8 | 0's: | ADCBSYCHN, ADC busy channel, read-only | |
| 41// bit 7 | 1: | ADCFWDN, ADC power down, 0=powered down, 1=powered up | |
| HZ// bit 6 | 1: | ADUBGFWD, ADU bandgap power down, 0=powered down, 1=powered | up |
| 43// bit 5 | 1: | AUCKLIFWU, AUC reference power down, 0=powered down, 1=power | rea up |
| 11// D1C 4 | 0: | reserved | |
| 10// D1C 3 | 0. | ADURATION, ADG reference select, u=internal, l=external | |
| 10// D10 2 | 1: | inirulation, ini puise generation, 0=start of conversion, 1= | end of conversion |
| 48 // bit 0 | 0: | TEMPCONNU Temperature earger convert. GENDCIERS is not | DOTING 18 Tamp sensor |
| 49 | -903 | infronty, resperature sensor Convert. U-ADCINAS 18 pin, 1-2 | ADVINAD ID FEMD SEUROI |
| 50 AdoRege 31 | CCTL2 A1 | = 0x0001; // BBC clock configuration | |
| 51 // bit 15-3 | 018: | reserved | |
| 52 // hit 2 | 0: | CLEDIV4EN, ADC clock divider, 0=no effect, 1=CFUCLE/4 if C | LKDIV2EN=1 (else no effect) |
| | | ADCNONOVERLAP, Oroverlap sample and conversion, 1-no overlap | 0 |
| 53 // bit 1 | | | |
| 53// bit 1 54// bit 0 | 1: | CLKDIV2EN, ADC clock divider. 0=CFUCLK, 1=CFUCLK/2 | |





| F2806x_Adc.h | F2806x_BootVars.h | F2806x_Cla.h |
|--|--------------------|------------------|
| F2806x_Comp.h | F2806x_CpuTimers.h | F2806x_DevEmu.h |
| F2806x_Device.h | F2806x_Dma.h | F2806x_ECan.h |
| F2806x_ECap.h | F2806x_EPwm.h | F2806x_EQep.h |
| F2806x_Gpio.h | F2806x_l2c.h | F2806x_Mcbsp.h |
| F2806x_NmiIntrupt.h | F2806x_PieCtrl.h | F2806x_PieVect.h |
| F2806x_Sci.h | F2806x_Spi.h | F2806x_SysCtrl.h |
| F2806x_Usb.h | F2806x_XIntrupt.h | |
| F2806x_Usb.h F2806x_Device. Main include fil | F2806x_XIntrupt.h | |









Reset, Interrupts and System Initialization

Reset











Interrupts





| Interrupt | Flag Reg | gister (IF | R) | μικε | yisit | pending = 1 | absent = 0 |
|---|--|--------------------------|--------------------------------|--------------------------|---------------|-------------------|------------------|
| 15 RTOSINT | 14 DLOGINT | 13 INT14 | 12 INT13 | 11 INT12 | 10 INT11 | 9 INT10 | 8 INT9 |
| INT8 | INT7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Interrupt | Enable F | Register | (IER) | 11 | 10 | enable = 1 / 9 | disable = 0 8 |
| RTOSINT | DLOGINT | INT14 | INT13 | INT12 | INT11 | INT10 | INT9 |
| INT8 | INT7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 |
| 7 6 5 4 3 2 1 Interrupt Global Mask Bit (INTM) Bit 0 | | | | | | | |
| ST1 | | | | 1 | NTM (| enable = 0 / | disable = 1 |
| | /*** exte | Interrupt E | nable Regist r volatile uns | er ***/ signed int IE | R; | | |
| | IER = 0x0008; //enable INT4 in IER IER &= 0xFFF7; //disable INT4 in IER | | | | | | |
| | /*** | Global Inte asm(" CLF | rrupts ***/ RC_INTM"); | //enable g | global interr | rupts | |



Peripheral Interrupt Expansion (PIE)

| F2806x PIE Interrupt Assignment Table | | | | | | | | |
|---------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | INTx.8 | INTx.7 | INTx.6 | INTx.5 | INTx.4 | INTx.3 | INTx.2 | INTx.1 |
| INT1 | WAKEINT | TINT0 | ADCINT9 | XINT2 | XINT1 | | ADCINT2 | ADCINT1 |
| INT2 | EPWM8 _TZINT | EPWM7 _TZINT | EPWM6 _TZINT | EPWM5 _TZINT | EPWM4 _TZINT | EPWM3 _TZINT | EPWM2 _TZINT | EPWM1 _TZINT |
| INT3 | EPWM8 _INT | EPWM7 _INT | EPWM6 _INT | EPWM5 _INT | EPWM4 _INT | EPWM3 _INT | EPWM2 _INT | EPWM1 _INT |
| INT4 | HRCAP2 _INT | HRCAP1 _INT | | | | ECAP3 _INT | ECAP2 _INT | ECAP1 _INT |
| INT5 | | | | HRCAP4 _INT | HRCAP3 _INT | | EQEP2 _INT | EQEP1 _INT |
| INT6 | | | MXINTA | MRINTA | SPITX INTB | SPIRX INTB | SPITX INTA | SPIRX INTA |
| INT7 | | | DINTCH6 | DINTCH5 | DINTCH4 | DINTCH3 | DINTCH2 | DINTCH1 |
| INT8 | | | | | | | I2CINT2A | I2CINT1A |
| INT9 | | | ECAN1 _INTA | ECAN0 _INTA | SCITX INTB | SCIRX INTB | SCITX INTA | SCIRX INTA |
| INT10 | ADCINT8 | ADCINT7 | ADCINT6 | ADCINT5 | ADCINT4 | ADCINT3 | ADCINT2 | ADCINT1 |
| INT11 | CLA1 _INT8 | CLA1 _INT7 | CLA1 _INT6 | CLA1 _INT5 | CLA1 _INT4 | CLA1 _INT3 | CLA1 _INT2 | CLA1 _INT1 |
| INT12 | LUF | LVF | | | | | | XINT3 |
| | | | | | | | | |







Oscillator / PLL Clock Module




Watchdog Timer Module





GPIO









- ◆ LAB2 files have been provided
- ◆ LAB2 consists of two parts:

<u>Part 1</u>

- Test behavior of watchdog when disabled and enabled Part 2
- Initialize peripheral interrupt expansion (PIE) vectors and use watchdog to generate an interrupt
- Modify, build, and test code using Code Composer Studio

Lab 2: System Initialization

> Objective

The objective of this lab is to perform the processor system initialization. Additionally, the peripheral interrupt expansion (PIE) vectors will be initialized and tested. The system initialization for this lab will consist of the following:

- Setup the clock module PLL, LOSPCP = /4, low-power modes to default values, enable all module clocks
- Disable the watchdog clear WD flag, disable watchdog, WD prescale = 1
- Setup the watchdog and system control registers DO NOT clear WD OVERRIDE bit, configure WD to generate a CPU reset
- Setup the shared I/O pins set all GPIO pins to GPIO function (e.g. a "00" setting for GPIO function, and a "01", "10", or "11" setting for peripheral function)

The first part of the lab exercise will setup the system initialization and test the watchdog operation by having the watchdog cause a reset. In the second part of the lab exercise the PIE vectors will be tested by using the watchdog to generate an interrupt. This lab will make use of the F2806x C-code header files to simplify the programming of the device, as well as take care of the register definitions and addresses. Please review these files, and make use of them in the future, as needed.

> Procedure

Open the Project

- A project named Lab2 has been created for this lab. Open the project by clicking on Project → Import Existing CCS/CCE Eclipse Project. The "Import" window will open then click Browse... next to the "Select search-directory" box. Navigate to: C:\C28x\Lab2\Project and click OK. Then click Finish to import the project.
- 2. In the Project Explorer window, click the plus sign (+) to the left of Lab2 to view the project files. All Build Options have been configured for this lab. The files used in this lab are:

| CodeStartBranch.asm | Lab.h |
|-----------------------------|-------------|
| DefaultIsr_2.c | Lab_2_3.cmd |
| DelayUs.asm | Main_2.c |
| F2806x_DefaultIsr.h | PieCtrl.c |
| F2806x_GlobalVariableDefs.c | PieVect.c |
| F2806x_Headers_nonBIOS.cmd | SysCtrl.c |
| Gpio.c | Watchdog.c |

Modified Memory Configuration

3. Open and inspect the linker command file Lab_2_3.cmd. Notice that the user defined section "codestart" is being linked to a memory block named BEGIN_M0. The codestart section contains code that branches to the code entry point of the project. The bootloader must branch to the codestart section at the end of the boot process. Recall that the emulation boot mode "M0 SARAM" branches to address 0x000000 upon bootloader completion.

The linker command file (Lab_2_3.cmd) has a new memory block named BEGIN_M0: origin = 0x000000, length = 0x0002, in program memory. Additionally, the existing memory block M0SARAM in data memory has been modified to avoid overlaps with this new memory block.

4. In the linker command file, notice that RESET in the MEMORY section has been defined using the "(R)" qualifier. This qualifier indicates read-only memory, and is optional. It will cause the linker to flag a warning if any uninitialized sections are linked to this memory. The (R) qualifier can be used with all non-volatile memories (e.g., flash, ROM, OTP), as you will see in a later lab exercise.

System Initialization

- 5. Open and inspect SysCtrl.c. Notice that the PLL and module clocks have been enabled.
- 6. Open and inspect Watchdog.c. Notice that the watchdog control register (WDCR) is configured to disable the watchdog, and the system control and status register (SCSR) is configured to generate a reset.
- 7. Open and inspect Gpio.c. Notice that the shared I/O pins have been set to the GPIO function, except for GPIO0 which will be used in the next lab exercise. Close the inspected files.

Build and Load

- 8. Click the "Build" button and watch the tools run in the Console window. Check for errors in the Problems window.
- 9. Click the "Debug" button (green bug). The "CCS Debug Perspective" view should open, the program will load automatically, and you should now be at the start of main().
- 10. After CCS loaded the program in the previous step, it set the program counter (PC) to point to _c_int00. It then ran through the C-environment initialization routine in the rts2800_fpu32.lib and stopped at the start of main(). CCS did not do a device reset, and as a result the bootloader was bypassed.

In the remaining parts of this lab exercise, the device will be undergoing a reset due to the watchdog timer. Therefore, we must configure the device by loading values into EMU_KEY and EMU BMODE so the bootloader will jump to "M0 SARAM" at address 0x000000. Set the bootloader mode using the menu bar by clicking:

```
Scripts \rightarrow EMU Boot Mode Select \rightarrow EMU_BOOT_SARAM
```

If the device is power cycled between lab exercises, or within a lab exercise, be sure to re-configure the boot mode to EMU_BOOT_SARAM.

Run the Code – Watchdog Reset

- 11. Place the cursor in the "main loop" section (on the asm(" NOP"); instruction line) and right click the mouse key and select Run To Line. This is the same as setting a breakpoint on the selected line, running to that breakpoint, and then removing the breakpoint.
- 12. Place the cursor on the first line of code in main() and set a breakpoint by double clicking in the line number field to the left of the code line. Notice that line is highlighted with a blue dot indicating that the breakpoint has been set. The breakpoint is set to prove that the watchdog is disabled. If the watchdog causes a reset, code execution will stop at this breakpoint.
- 13. Run your code for a few seconds by using the "Resume" button on the toolbar, or by using Run → Resume on the menu bar (or F8 key). After a few seconds halt your code by using the "Suspend" button on the toolbar, or by using Run → Suspend on the menu bar (or alt-F8 key). Where did your code stop? Are the results as expected? If things went as expected, your code should be in the "main loop".
- 14. Switch to the "CCS Edit Perspective" view by clicking the CCS Edit icon in the upper right-hand corner. Modify the InitWatchdog() function to enable the watchdog (WDCR). In Watchdog.c change the WDCR register value to **0x00A8**. This will enable the watchdog to function and cause a reset. Save the file.
- 15. Click the "Build" button. Select Yes to "Reload the program automatically". Switch back to the "CCS Debug Perspective" view by clicking the CCS Debug icon in the upper right-hand corner.
- 16. Like before, place the cursor in the "main loop" section (on the asm(" NOP"); instruction line) and right click the mouse key and select Run To Line.
- 17. Run your code. Where did your code stop? Are the results as expected? If things went as expected, your code should have stopped at the breakpoint. What happened is as follows. While the code was running, the watchdog timed out and reset the processor. The reset vector was then fetched and the ROM bootloader began execution. Since the device is in emulation boot mode (i.e. the emulator is connected) the bootloader read the EMU_KEY and EMU_BMODE values from the PIE RAM. These values were previously set for boot to M0 SARAM bootmode by CCS. Since these values did not change and are not affected by reset, the bootloader transferred execution to the beginning of our code at address 0x000000 in the M0SARAM, and execution continued until the breakpoint was hit in main().

Setup PIE Vector for Watchdog Interrupt

The first part of this lab exercise used the watchdog to generate a CPU reset. This was tested using a breakpoint set at the beginning of main(). Next, we are going to use the watchdog to generate an interrupt. This part will demonstrate the interrupt concepts learned in this module.

18. Switch to the "CCS Edit Perspective" view by clicking the CCS Edit icon in the upper right-hand corner. Notice that the following files are included in the project:

DefaultIsr_2.c PieCtrl.c PieVect.c

19. In Main_2.c, <u>uncomment</u> the code used to call the InitPieCtrl() function. There are no passed parameters or return values, so the call code is simply:

InitPieCtrl();

20. Using the "PIE Interrupt Assignment Table" shown in the slides find the location for the watchdog interrupt, "WAKEINT". This is used in the next step.

PIE group #:_____ # within group:_____

- 21. In main() notice the code used to enable global interrupts (INTM bit), and in InitWatchdog() the code used to enable the "WAKEINT" interrupt in the PIE (using the PieCtrlRegs structure) and to enable core INT1 (IER register).
- 22. Modify the system control and status register (SCSR) to cause the watchdog to generate a WAKEINT rather than a reset. In Watchdog.c change the SCSR register value to **0x0002**. Save the modified files.
- 23. Open and inspect DefaultIsr_2.c. This file contains interrupt service routines. The ISR for WAKEINT has been trapped by an emulation breakpoint contained in an inline assembly statement using "ESTOPO". This gives the same results as placing a breakpoint in the ISR. We will run the lab exercise as before, except this time the watchdog will generate an interrupt. If the registers have been configured properly, the code will be trapped in the ISR.
- 24. Open and inspect PieCtrl.c. This file is used to initialize the PIE RAM and enable the PIE. The interrupt vector table located in PieVect.c is copied to the PIE RAM to setup the vectors for the interrupts. Close the modified and inspected files.

Build and Load

25. Click the "Build" button and select Yes to "Reload the program automatically". Switch to the "CCS Debug Perspective" view by clicking the CCS Debug icon in the upper right-hand corner.

Run the Code – Watchdog Interrupt

- 26. Place the cursor in the "main loop" section, right click the mouse key and select Run To Line.
- 27. Run your code. Where did your code stop? Are the results as expected? If things went as expected, your code should stop at the "ESTOP0" instruction in the WAKEINT ISR.

Terminate Debug Session and Close Project

- 28. Terminate the active debug session using the Terminate button. This will close the debugger and return CCS to the "CCS Edit Perspective" view.
- 29. Next, close the project by right-clicking on Lab2 in the Project Explorer window and select Close Project.

End of Exercise

Note: By default, the watchdog timer is enabled out of reset. Code in the file CodeStartBranch.asm has been configured to disable the watchdog. This can be important for large C code projects (ask your instructor if this has not already been explained). During this lab exercise, the watchdog was actually re-enabled (or disabled again) in the file Watchdog.c.

Control Peripherals

ADC Module









ADC Control Registers (file: Adc.c)

- ADCTRL1 (ADC Control Register 1)
 - module reset, ADC enable
 - busy/busy channel
 - reference select
 - Interrupt generation control
- ◆ ADCSOCxCTL (SOC0 to SOC15 Control Registers)
 - trigger source
 - channel
 - acquisition sampling window
- ADCINTSOCSELx (Interrupt SOC Selection 1 and 2 Registers)
 selects ADCINT1 / ADCINT2 trigger for SOCx
- ADCSAMPLEMODE (Sampling Mode Register)
 - sequential sampling / simultaneous sampling
- INTSELxNy (Interrupt x and y Selection Registers)
 EOC0 EOC15 source select for ADCINT1-9
- ◆ ADCRESULTx (ADC Result 0 to 15 Registers)

Note: refer to the reference guide for a complete listing of registers

Pulse Width Modulation





ePWM

















| ePWM Action Qualifier Actions for EPWMA and EPWMB | | | | | |
|--|---------------------------|---------|---------|------------|----------------|
| S/W | Time-Base Counter equals: | | | | EPWM Output |
| Force | Zero | СМРА | СМРВ | TBPRD | Actions |
| SW X | Z X | CA X | CB X | P X | Do Nothing |
| SW ↓ | Z ↓ | CA ↓ | CB ↓ | P↓ | Clear Low |
| S₩ ← | Z ↑ | CA ← | CB ↑ | ₽ ↑ | Set High |
| SW T | Z T | CA T | CB T | P T | Toggle |































eCAP







eQEP







Lab 3: Control Peripherals

> Objective

The objective of this lab is to demonstrate and become familiar with the operation of the on-chip analog-to-digital converter and ePWM. ePWM1A will be setup to generate a 2 kHz, 25% duty cycle symmetric PWM waveform. The waveform will then be sampled with the on-chip analog-to-digital converter and displayed using the graphing feature of Code Composer Studio. The ADC has been setup to sample a single input channel at a 50 kHz sampling rate and store the conversion result in a buffer in the MCU memory. This buffer operates in a circular fashion, such that new conversion data continuously overwrites older results in the buffer.

Two ePWM modules have been configured for this lab exercise:

ePWM1A - PWM Generation

• Used to generate a 2 kHz, 25% duty cycle symmetric PWM waveform

ePWM2 - ADC Conversion Trigger

• Used as a timebase for triggering ADC samples (period match trigger SOCA)



The software in this exercise configures the ePWM modules and the ADC. It is entirely interrupt driven. The ADC end-of-conversion interrupt will be used to prompt the CPU to copy the results of the ADC conversion into a results buffer in memory. This buffer pointer will be managed in a circular fashion, such that new conversion results will continuously overwrite older conversion results in the buffer. The ADC interrupt service routine (ISR) will also toggle LED LD2 on the TMS320F28069 controlSTICK as a visual indication that the ISR is running.

Notes

- ePWM1A is used to generate a 2 kHz PWM waveform
- Program performs conversion on ADC channel A0 (ADCINA0 pin)
- ADC conversion is set at a 50 kHz sampling rate
- ePWM2 is triggering the ADC on period match using SOCA trigger
- Data is continuously stored in a circular buffer
- Data is displayed using the graphing feature of Code Composer Studio
- ADC ISR will also toggle the LED LD2 as a visual indication that it is running

> Procedure

Open the Project

- A project named Lab3 has been created for this lab. Open the project by clicking on Project → Import Existing CCS/CCE Eclipse Project. The "Import" window will open then click Browse... next to the "Select search-directory" box. Navigate to: C:\C28x\Lab3\Project and click OK. Then click Finish to import the project.
- 2. In the Project Explorer window, click the plus sign (+) to the left of Lab3 to view the project files. All Build Options have been configured for this lab. The files used in this lab are:

| Adc.c | Gpio.c |
|-----------------------------|-------------|
| CodeStartBranch.asm | Lab.h |
| DefaultIsr_3_4.c | Lab_2_3.cmd |
| DelayUs.asm | Main_3.c |
| EPwm.c | PieCtrl.c |
| F2806x_DefaultIsr.h | PieVect.c |
| F2806x_GlobalVariableDefs.c | SysCtrl.c |
| F2806x_Headers_nonBIOS.cmd | Watchdog.c |
| | |

Setup GPIO and ePWM1

Note: DO NOT make any changes to Gpio.c and EPwm.c - ONLY INSPECT

3. Open and inspect Gpio.c by double clicking on the filename in the project window. Notice that the shared I/O pin in GPIOO has been set for the ePWM1A function. Next, open and inspect EPwm.c and see that the ePWM1 has been setup to implement the PWM waveform as described in the objective for this lab. Notice the values used in the following registers: TBCTL (set clock prescales to divide-by-1, no software force, sync and phase disabled), TBPRD, CMPA, CMPCTL (load on 0 or PRD), and AQCTLA (set on up count and clear on down count for output A). Software force, deadband, PWM chopper and trip action has been disabled. (Note that the last steps enable the timer count mode and enable the clock to the ePWM module). See the global variable names and values that have been set using #define in the beginning of the Lab.h file. Notice that ePWM2 has been initialized earlier in the code for the ADC. Close the inspected files.

Build and Load

- 4. Click the "Build" button and watch the tools run in the Console window. Check for errors in the Problems window.
- 5. Click the "Debug" button (green bug). The "CCS Debug Perspective" view should open, the program load automatically, and you should now be at the start of Main(). If the device has been power cycled since the last lab exercise, be sure to configure the boot mode to EMU_BOOT_SARAM using the Scripts menu.

Run the Code – PWM Waveform

- 6. Open a memory browser window to view some of the contents of the ADC results buffer. To open a memory browser window click: View → Memory Browser on the menu bar. The address label for the ADC results buffer is *AdcBuf* (type & AdcBuf) in the "Data" memory page. Select Go to view the contents of the ADC result buffer.
- Note: <u>Exercise care when connecting any wires, as the power to the controlSTICK is on, and</u> <u>we do not want to damage the controlSTICK!</u> Details of pin assignments can be found on the last page of this lab exercise.
 - 7. Using a connector wire provided, connect the PWM1A (pin # 17) to ADCINA0 (pin # 3) on the controlSTICK.
 - 8. Run your code for a few seconds by using the Resume button on the toolbar, or using Run → Resume on the menu bar. After a few seconds halt your code by using the Suspend button on the toolbar, or by using Run → Suspend on the menu bar. Verify that the ADC result buffer contains the updated values.
 - 9. Open and setup a graph to plot a 50-point window of the ADC results buffer. Click: Tools → Graph → Single Time and set the following values:

| Acquisition Buffer Size | 50 |
|-------------------------|-------------------------|
| DSP Data Type | 16-bit unsigned integer |
| Sampling Rate (Hz) | 50000 |
| Start Address | AdcBuf |
| Display Data Size | 50 |
| Time Display Unit | μs |

Select OK to save the graph options.

10. The graphical display should show the generated 2 kHz, 25% duty cycle symmetric PWM waveform. The period of a 2 kHz signal is 500 µs. You can confirm this by measuring the period of the waveform using the "measurement marker mode" graph feature. In the graph window toolbar, left-click on the ruler icon with the red arrow. Note when you hover your mouse over the icon, it will show "Toggle Measurement

Marker Mode". Move the mouse to the first measurement position and left-click. Again, left-click on the Toggle Measurement Marker Mode icon. Move the mouse to the second measurement position and left-click. The graph will automatically calculate the difference between the two values taken over a complete waveform period. When done, clear the measurement points by right-clicking on the graph and select Remove All Measurement Marks (or Ctrl+Alt+M).

Frequency Domain Graphing Feature of Code Composer Studio

11. Code Composer Studio also has the ability to make frequency domain plots. It does this by using the PC to perform a Fast Fourier Transform (FFT) of the data. Let's make a frequency domain plot of the contents in the ADC results buffer (i.e. the PWM waveform).

| Acquisition Buffer Size | 50 |
|-------------------------|-------------------------|
| DSP Data Type | 16-bit unsigned integer |
| Sampling Rate (Hz) | 50000 |
| Start Address | AdcBuf |
| Data Plot Style | Bar |
| FFT Order | 10 |

Click: Tools \rightarrow Graph \rightarrow FFT Magnitude and set the following values:

Select OK to save the graph options.

12. On the plot window, hold the mouse left-click key and move the marker line to observe the frequencies of the different magnitude peaks. Do the peaks occur at the expected frequencies?

Using Real-time Emulation

Real-time emulation is a special emulation feature that allows the windows within Code Composer Studio to be updated at up to a 10 Hz rate *while the MCU is running*. This not only allows graphs and watch windows to update, but also allows the user to change values in watch or memory windows, and have those changes affect the MCU behavior. This is very useful when tuning control law parameters on-the-fly, for example.

13. The memory and single time graph windows displaying *AdcBuf* should still be open. The connector wire between PWM1A (pin # 17) and ADCINA0 (pin # 3) should still be connected. In real-time mode, we will have our window continuously refresh at the default rate. To view the refresh rate click:

```
Window \rightarrow Preferences...
```

and in the section on the left select the "Code Composer Studio" category. Click the plus sign (+) to the left of "Code Composer Studio" and select "Debug". In the section on the right notice the default setting:

• "Continuous refresh interval (milliseconds)" = 500

Click OK.

Note: Decreasing the "Continuous refresh interval" causes all enabled continuous refresh windows to refresh at a faster rate. This can be problematic when a large number of windows are enabled, as bandwidth over the emulation link is limited. Updating too many windows can cause the refresh frequency to bog down. In this case you can just selectively enable continuous refresh for the individual windows of interest.

- 14. Next we need to enable the graph window for continuous refresh. Select the "Single Time" graph. In the graph window toolbar, left-click on the yellow icon with the arrows rotating in a circle over a pause sign. Note when you hover your mouse over the icon, it will show "Enable Continuous Refresh". This will allow the graph to continuously refresh in real-time while the program is running.
- 15. Enable the memory window for continuous refresh using the same procedure as the previous step.
- 16. Run the code and watch the windows update in real-time mode. Click:

Scripts \rightarrow Realtime Emulation Control \rightarrow Run_Realtime_with_Reset

- 17. <u>*Carefully*</u> remove and replace the connector wire from ADCINA0 (pin # 3). Are the values updating as expected?
- 18. Fully halt the CPU in real-time mode. Click:

Scripts \rightarrow Realtime Emulation Control \rightarrow Full_Halt

Terminate Debug Session and Close Project

- 19. Terminate the active debug session using the Terminate button. This will close the debugger and return CCS to the "CCS Edit Perspective" view.
- 20. Next, close the project by right-clicking on Lab3 in the Project Explorer window and select Close Project.

Optional Exercise

You might want to experiment with this code by changing some of the values or just modify the code. Try generating another waveform of a different frequency and duty cycle. Also, try to generate complementary pair PWM outputs. Next, try to generate additional simultaneous waveforms by using other ePWM modules. Hint: don't forget to setup the proper shared I/O pins, etc. (This optional exercise requires some further working knowledge of the ePWM. Additionally, it may require more time than is allocated for this lab. Therefore, you may want to try this after the class).

End of Exercise

| 1 | 2 | 3 | 4 |
|-------------|-------------|------------------|------------------|
| ADC-A6 | ADC-A2 | ADC-A0 | 3V3 |
| COMP3 (+VE) | COMP1 (+VE) | | |
| | | | |
| 5 | 6 | 7 | 8 |
| ADC-A4 | ADC-B1 | EPWM-4B | TZ1 |
| COMP2 (+VE) | | GPIO-07 | GPIO-12 |
| | | | |
| 9 | 10 | 11 | 12 |
| SCL-A | ADC-B6 | EPWM-4A | ADC-A1 |
| GPIO-33 | COMP3 (-VE) | GPIO-06 | |
| | | | |
| 13 | 14 | 15 | 16 |
| SDA-A | ADC-B0 | EPWM-3B | 5V0 |
| GPIO-32 | | GPIO-05 | (Disabled by |
| | | | Default) |
| 17 | 18 | 19 | 20 |
| EPWM-1A | ADC-B4 | EPWM-3A | SPISOMI-A |
| GPIO-00 | COMP2 (-VE) | GPIO-04 | GPIO-17 |
| | | | |
| 21 | 22 | 23 | 24 |
| EPWM-1B | ADC-A5 | EPWM-2B | SPISIMO-A |
| GPIO-01 | | GPIO-03 | GPIO-16 |
| | | | • • |
| 25 | 26 | 27 | 28 |
| SPISTE-A | ADC-B2 | EPWM-2A | GND |
| GPIO-19 | COMP1 (-VE) | GPIO-02 | |
| 20 | 20 | 21 | 27 |
| | | | |
| SPICLK-A | GP10-34 | PWMIA-DAC | GND |
| GPIU-18 | (LED) | (ritterea) | |
| 1 | 1 | 1 | |

Lab Reference: F28069 controlSTICK Header Pin Diagram

Flash Programming

Flash Programming Basics





Programming Utilities and CCS Flash Programmer

Flash Programming Utilities

- JTAG Emulator Based
 - Code Composer Studio on-chip Flash programmer
 - BlackHawk Flash utilities (requires Blackhawk emulator)
 - Elprotronic FlashPro2000
 - Spectrum Digital SDFlash JTAG (requires SD emulator)
 - Signum System Flash utilities (requires Signum emulator)
- SCI Serial Port Bootloader Based
 - Code-Skin (http://www.code-skin.com)
 - Elprotronic FlashPro2000
- Production Test/Programming Equipment Based
 - BP Micro programmer
 - Data I/O programmer
- Build your own custom utility
 - Can use any of the ROM bootloader methods
 - Can embed flash programming into your application
 - Flash API algorithms provided by TI
 - * TI web has links to all utilities (http://www.ti.com/c2000)

CCS On-Chip Flash Programmer On-Chip Flash programmer is integrated into the CCS debugger 🔟 On-Chip Flash 🗙 🔟 On-Chip Flash 🗙 Key 6 (0xAE6): FFFF type filter text type filter text On-Chip Flash (TMS320C28xx) (?) Key 5 (0xAE5): FFFF Memory Map Memory Map Clock Configuration GEL Files On-Chip Flash Generic Debugger Options GEL Files On-Chip Flash Key 4 (0xAE4): FFF OSCCLK (MHz): 10 Key 3 (0xAE3): FFF Generic Debugger Options C28xx Debugger Options CLKINDIV: C28xx Debugger Options Key 2 (0xAE2): FFFF PLLCR Value: 16 Key 1 (0xAE1): FFF Key 0 (0xAE0): FFFF Flash Program Setting • Erase, Program, Verify Program Password Lock Unlock O Program, Verify O Load RAM Only Frequency Test Erase Sector Se Pin: GPIO0 Sector A: (0x3F4000 - 0x3F7FFF) Start Frequency Test End Frequency Test Sector B: (0x3F0000 - 0x3F3FFF) Sector C: (0x3EC000 - 0x3EFFFF) Depletion Recovery Sector D: (0x3E8000 - 0x3EBFFF) Depletion Recovery Sector E: (0x3E4000 - 0x3E7FFF) Sector F: (0x3E0000 - 0x3E3FFF) Checksum Sector G: (0x3DC000 - 0x3DFFFF) Flash Checksum: Sector H: (0x3D8000 - 0x3DBFFF) OTP Checksum: Erase Flash Calculate Checksum Code Security Pas Key 7 (0xAE7): FFFF Remember My Settings ♦ Tools → On-Chip Flash
Code Security Module and Password







Lab 4: Programming the Flash

> Objective

The objective of this lab is to program and execute code from the on-chip flash memory. The TMS320F28069 device has been designed for standalone operation in an embedded system. Using the on-chip flash eliminates the need for external non-volatile memory or a host processor from which to bootload. In this lab, the steps required to properly configure the software for execution from internal flash memory will be covered.



> Procedure

Open the Project

- A project named Lab4 has been created for this lab. Open the project by clicking on Project → Import Existing CCS/CCE Eclipse Project. The "Import" window will open then click Browse... next to the "Select search-directory" box. Navigate to: C:\C28x\Labs\Lab4\Project and click OK. Then click Finish to import the project.
- 2. In the Project Explorer window, click the plus sign (+) to the left of Lab4 to view the project files. All Build Options have been configured for this lab. The files used in this lab are:

```
Adc.c
                                    Gpio.c
                                    Lab.h
CodeStartBranch.asm
DefaultIsr 3 4.c
                                    Lab 4.cmd
DelayUs.asm
                                    Main_4.c
EPwm.c
                                    Passwords.asm
F2806x DefaultIsr.h
                                    PieCtrl.c
F2806x GlobalVariableDefs.c
                                    PieVect.c
F2806x_Headers_nonBIOS.cmd
                                    SysCtrl.c
Flash.c
                                    Watchdog.c
```

Link Initialized Sections to Flash

Initialized sections, such as code and constants, must contain valid values at device power-up. Stand-alone operation of an F28069 embedded system means that no emulator is available to initialize the device RAM. Therefore, all initialized sections must be linked to the on-chip flash memory.

Each initialized section actually has two addresses associated with it. First, it has a LOAD address which is the address to which it gets loaded at load time (or at flash programming time). Second, it has a RUN address which is the address from which the section is accessed at runtime. The linker assigns both addresses to the section. Most initialized sections can have the same LOAD and RUN address in the flash. However, some initialized sections need to be loaded to flash, but then run from RAM. This is required, for example, if the contents of the section needs to be modified at runtime by the code.

- 3. Open and inspect the linker command file Lab_4.cmd. Notice that a memory block named FLASH_ABCDEFGH has been been created at origin = 0x3D8000, length = 0x01FF80 on Page 0. This flash memory block length has been selected to avoid conflicts with other required flash memory spaces. See the reference slide at the end of this lab exercise for further details showing the address origins and lengths of the various memory blocks used.
- 4. In Lab_4.cmd the following compiler sections have been linked to on-chip flash memory block FLASH_ABCDEFGH:

Compiler Sections:

| | .text | .cinit | .const | .econst | .pinit | .switch |
|--|-------|--------|--------|---------|--------|---------|
|--|-------|--------|--------|---------|--------|---------|

Copying Interrupt Vectors from Flash to RAM

The interrupt vectors must be located in on-chip flash memory and at power-up needs to be copied to the PIE RAM as part of the device initialization procedure. The code that performs this copy is located in InitPieCtrl(). The C-compiler runtime support library contains a memory copy function called *memcpy()* which will be used to perform the copy.

5. Open and inspect InitPieCtrl() in PieCtrl.c. Notice the memcpy() function used to initialize (copy) the PIE vectors. At the end of the file a structure is used to enable the PIE.

Initializing the Flash Control Registers

The initialization code for the flash control registers cannot execute from the flash memory (since it is changing the flash configuration!). Therefore, the initialization function for the flash control registers must be copied from flash (load address) to RAM (run address) at runtime. The memory copy function *memcpy()* will again be used to perform the copy. The initialization code for the flash control registers InitFlash() is located in the Flash.c file.

- 6. Open and inspect Flash.c. The C compiler CODE_SECTION pragma is used to place the InitFlash() function into a linkable section named "secureRamFuncs".
- 7. The "secureRamFuncs" section will be linked using the user linker command file Lab_4.cmd. Open and inspect Lab_4.cmd. The "secureRamFuncs" will load to flash (load address) but will run from L4SARAM (run address). Also notice that the linker has been asked to generate symbols for the load start, load end, and run start addresses.

While not a requirement from a MCU hardware or development tools perspective (since the C28x MCU has a unified memory architecture), historical convention is to link code to program memory space and data to data memory space. Therefore, notice that for the L4SARAM memory we are linking "secureRamFuncs" to, we are specifiying "PAGE = 0" (which is program memory).

- 8. Open and inspect Main_4.c. Notice that the memory copy function memcpy() is being used to copy the section "secureRamFuncs", which contains the initialization function for the flash control registers.
- 9. The following line of code in main() is used call the InitFlash() function. Since there are no passed parameters or return values the code is just:

InitFlash();

at the desired spot in main().

Code Security Module and Passwords

The CSM module provides protection against unwanted copying (i.e. pirating!) of your code from flash, OTP memory, and the L0, L1, L2, L3 and L4 RAM blocks. The CSM uses a 128-bit password made up of 8 individual 16-bit words. They are located in flash at addresses 0x3F7FF8 to 0x3F7FFF. During this lab, dummy passwords of 0xFFFF will be used – therefore only dummy reads of the password locations are needed to unsecure the CSM. <u>DO NOT PROGRAM</u> <u>ANY REAL PASSWORDS INTO THE DEVICE</u>. After development, real passwords are typically placed in the password locations to protect your code. We will not be using real passwords in the workshop.

The CSM module also requires programming values of 0x0000 into flash addresses 0x3F7F80 through 0x3F7FF5 in order to properly secure the CSM. Both tasks will be accomplished using a simple assembly language file Passwords.asm.

10. Open and inspect Passwords.asm. This file specifies the desired password values (DO NOT CHANGE THE VALUES FROM 0xFFFF) and places them in an initialized

section named "passwords". It also creates an initialized section named "csm_rsvd" which contains all 0x0000 values for locations 0x3F7F80 to 0x3F7FF5 (length of 0x76).

11. Open Lab_4.cmd and notice that the initialized sections for "passwords" and "csm_rsvd" are linked to memories named PASSWORDS and CSM_RSVD, respectively.

Executing from Flash after Reset

The F28069 device contains a ROM bootloader that will transfer code execution to the flash after reset. When the boot mode selection is set for "Jump to Flash" mode, the bootloader will branch to the instruction located at address 0x3F7FF6 in the flash. An instruction that branches to the beginning of your program needs to be placed at this address. Note that the CSM passwords begin at address 0x3F7FF8. There are exactly two words available to hold this branch instruction, and not coincidentally, a long branch instruction "LB" in assembly code occupies exactly two words. Generally, the branch instruction will branch to the start of the C-environment initialization routine located in the C-compiler runtime support library. The entry symbol for this routine is $_c_{int00}$. Recall that C code cannot be executed until this setup routine is run. Therefore, assembly code must be used for the branch. We are using the assembly code file named CodeStartBranch.asm.

- 12. Open and inspect CodeStartBranch.asm. This file creates an initialized section named "codestart" that contains a long branch to the C-environment setup routine. This section has been linked to a block of memory named BEGIN_FLASH.
- 13. In the earlier lab exercises, the section "codestart" was directed to the memory named BEGIN_MO. Open and inspect Lab_4.cmd and notice that the section "codestart" will now be directed to BEGIN_FLASH. Close the inspected files.

On power up the reset vector will be fetched and the ROM bootloader will begin execution. If the emulator is connected, the device will be in emulator boot mode and will use the EMU_KEY and EMU_BMODE values in the PIE RAM to determine the bootmode. This mode was utilized in an earlier lab. In this lab, we will be disconnecting the emulator and running in stand-alone boot mode (but do not disconnect the emulator yet!). The bootloader will read the OTP_KEY and OTP_BMODE values from their locations in the OTP. The behavior when these values have not been programmed (i.e., both 0xFFFF) or have been set to invalid values is boot to flash bootmode.

Build – Lab.out

14. Click the "Build" button to generate the Lab.out file to be used with the CCS Flash Programmer. Check for errors in the Problems window.

Programming the On-Chip Flash Memory

In CCS the on-chip flash programmer is integrated into the debugger. When the program is loaded CCS will automatically determine which sections reside in flash memory based on the linker command file. CCS will then program these sections into the on-chip flash memory. Additionally, in order to effectively debug with CCS, the symbolic debug information (e.g., symbol and label addresses, source file links, etc.) will automatically load so that CCS knows

where everything is in your code. Clicking the "Debug" button in the "CCS Edit Perspective" will automatically launch the debugger, connect to the target, and program the flash memory in a single step.

15. Program the flash memory by clicking the "Debug" button (green bug). (If needed, when the "Progress Information" box opens select "Details >>" in order to watch the programming operation and status). After successfully programming the flash memory the "Progress Information" box will close.

Running the Code – Using CCS

16. Reset the CPU using the "Reset CPU" button or click:

Run \rightarrow Reset \rightarrow Reset CPU

The program counter should now be at address 0x3FF75C in the "Disassembly" window, which is the start of the bootloader in the Boot ROM. If needed, click on the "View Disassembly..." button in the window that opens, or click View \rightarrow Disassembly.

17. Under Scripts on the menu bar click:

EMU Boot Mode Select \rightarrow EMU_BOOT_FLASH. This has the debugger load values into EMU_KEY and EMU_BMODE so that the bootloader will jump to "FLASH" at address 0x3F7FF6.

- 18. Single-Step by using the <F5> key (or you can use the Step Into button on the horizontal toolbar) through the bootloader code until you arrive at the beginning of the codestart section in the CodeStartBranch.asm file. (Be patient, it will take about 125 single-steps). Notice that we have placed some code in CodeStartBranch.asm to give an option to first disable the watchdog, if selected.
- 19. Step a few more times until you reach the start of the C-compiler initialization routine at the symbol _c_int00.
- 20. Now do Run → Go Main. The code should stop at the beginning of your main() routine. If you got to that point successfully, it confirms that the flash has been programmed properly, that the bootloader is properly configured for jump to flash mode, and that the codestart section has been linked to the proper address.
- 21. You can now run the CPU, and you should observe the LED on the controlSTICK blinking. Try resetting the CPU, select the EMU_BOOT_FLASH boot mode, and then hitting run (without doing all the stepping and the Go Main procedure). The LED should be blinking again.
- 22. Halt the CPU.

Terminate Debug Session and Close Project

- 23. Terminate the active debug session using the Terminate button. This will close the debugger and return CCS to the "CCS Edit Perspective" view.
- 24. Next, close the project by right-clicking on Lab4 in the Project Explorer window and select Close Project.

Running the Code – Stand-alone Operation (No Emulator)

- 25. Close Code Composer Studio.
- 26. Disconnect the controlSTICK from the computer USB port.
- 27. Re-connect the controlSTICK to the computer USB port.
- 28. The LED should be blinking, showing that the code is now running from flash memory.

End of Exercise



Lab 4 Reference: Programming the Flash



The Next Step...

Training



controlSUITE

| | controlo | |
|--------------------------------|--|---|
| Texas Instruments controlSUITE | | |
| | | |
| 7 - 🥠 controlSUITE | | crosshairsemi |
| Devices | controISUITE™ | |
| | Comprehensive. Intuitive. Optimized. Re | eal world software for real-time control. |
| Kits | Ibrary Reposition | |
| Libraries | | controlSUITE Software |
| 2 🔊 Update | matnubrary Hardware Package | Comprehensive. Intuitive. Optimiz |
| Application Notes | DSP Library | Solutions for every design stage Unique real-time control IP |
| Training and Support | Application Library Frameworks | Onparalieled access Download |
| Datasheets and Guides | Utilities Interfaces | |
| S | controlSUITE™ for C2000™ microcontro | llers is a cohesive set of software infrastructure and software tools desig |
| Code Composer Siddio IDE | to minimize software development time. examples in sophisticated system applic development and evaluation. Co beyond | From device-specific drivers and support software to complete system ations, controlSUITE™ provides libraries and examples at every stage of d circula control support at the state of the set of the |
| Search results | software. | rampie code amppros. Jump starc your rear time ayatem with rear work |
| | | Debug and |
| | Device Support Library Repository | Development Kits Software Tools |
| | Bit Fields - Math Library | Hardware Package IDE |
| | API Drivers - DSP Library | Software Examples RTOS |
| | Examples Application Librar | y Complete System Emulation |
| | | |



Development Tools











C2000 Workshop Download Wiki



Development Support

| For More Information |
|--|
| USA – Product Information Center (PIC) |
| Phone: 800-477-8924 or 972-644-5580 |
| E-mail: <u>support@ti.com</u> |
| ♦ TI E2E Community (videos, forums, blogs) |
| ♦ <u>http://e2e.ti.com</u> |
| Embedded Processor Wiki |
| http://processors.wiki.ti.com |
| ♦ TI Training |
| http://www.ti.com/training |
| ♦ TI eStore |
| ♦ <u>http://estore.ti.com</u> |
| ◆ TI website |
| ◆ <u>http://www.ti.com</u> |
| |