

# BIG GIG REFERENCE PLATFORM

ADC08/500/D500/D1000/D1020/D1500/D1520

## MANUFACTURING KIT / REFERENCE DESIGN (A1)

National Semiconductor GHz 8 bit ADC + XILINX Virtex 4

### SPECIAL NOTES

These schematics reflect the current state of product development. This design had NOT yet been fully tested at the time these schematics were generated.

Since this product is in development, the user of this document is strongly advised to check for the latest revision.

National Semiconductor reserves the right to make changes to this product.

ALL parts labeled "N/A" are NOT ASSEMBLED.

#### Print Instructions:


- To create a readable printout, we recommend to use A3 or 11x17" paper size.
- When printing from this PDF file, make sure to check the "Shrink to fit" box.

### SYSTEM CONFIGURATION

Module	Configuration	Description
FRONT END	2 channel DIFFERENTIAL	AC/ DC COUPLING ON I CHANNEL SIGNAL PATH. AC COUPLING ONLY ON Q CHANNEL SIGNAL PATH.
CLOCK SOURCE	DIFFERENTIAL	LMX231X PLL
FPGA		XC4VLX15 - 363 PIN BGA
USB I/F		CY7C64613 EZ USB


# CONFIDENTIAL

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2005.

		NATIONAL SEMICONDUCTOR CORPORATION DATA CONVERSION	
		Tel: 1-408 721 5000 Fax: 1-408 721 6422 2900 Semiconductor Drive, Santa Clara, CA 95052 <a href="http://www.national.com/appinfo/adc/">http://www.national.com/appinfo/adc/</a>	
PROJECT NAME: <b>BIG GIG REFERENCE BOARD REV. 2.0A</b>			
DESIGNED: IAN KING	DATE: Oct 24th 2005	LAYOUT JOB#:	xx
DRAWN: IAN KING/ C. CHASE	DATE: May 9th 2006	LAYOUT REV:	REV 5.0
CHECKED: -	DATE: -	ASSEMBLY REV:	A1
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001.			SCHEMATIC REV: 2.0
LAST MODIFIED: Thursday, February 28, 2008 DOC #: xx			Sheet 1 OF 8

VCO and PLL Legend

BOARD	VCO	PLL
ADC08D15X0DEV, Rev. B	VCO190-1500TY	LMX2311USLDX
ADC08D10X0DEV, Rev. B	VCO190-992TY	LMX2312USLDX
ADC08D500DEV, Rev. B	VCO190-492TY	LMX2313USLDX



**National Semiconductor**  
The Sight & Sound of Information

NATIONAL SEMICONDUCTOR CORPORATION  
DATA CONVERSION

PROJECT NAME: **BIG GIG REFERENCE BOARD REV 2.0A**

DESIGNED: IAN KING      DATE: 24 / OCT / 2005

DRAWN: IAN KING      DATE: 24 / OCT / 2005

CHECKED: \_\_\_\_\_      DATE: DD / MMM / YYYY

PAGE TITLE  
**CLOCK INPUT**

---



---




---

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001

SCHEMATIC REV: 2.0

LAST MODIFIED: Wednesday, November 19, 2008      DOC # : \_\_\_\_\_

Sheet 2 OF 8




**National Semiconductor**  
The Sight & Sound of Information


NATIONAL SEMICONDUCTOR CORPORATION  
DATA CONVERSION  
2900 Semiconductor Drive  
Santa Clara, CA 95052

PROJECT NAME: <b>BIG GIG REFERENCE BOARD REV 2.0A</b>		PAGE TITLE ANALOG INPUTS
DESIGNED: IAN KING	DATE: 24 / OCT / 2005	_____
DRAWN: IAN KING	DATE: 24 / OCT / 2005	_____
CHECKED: _____	DATE: DD / MMM / YYYY	_____
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001		SCHEMATIC REV: 2.1
LAST MODIFIED: Wednesday, November 19, 2005		Sheet 3 OF 8


U0D XC4VLX15\_363FBGA



Note:  
For ADC08D1X20, pin 41 on the chip itself must be either lifted or, preferably, entirely removed for the chip to function on this board.



		NATIONAL SEMICONDUCTOR CORPORATION DATA CONVERSION	
		2900 Semiconductor Drive Santa Clara, CA 95052	
PROJECT NAME: <b>BIG GIG REFERENCE BOARD REV. 2.0A</b>	DATE: 24 / OCT / 2005	PAGE TITLE: ADC08D1000	VIRTEx 4 LVDS
DESIGNED: IAN KING	DATE: 09 / MAY / 2006	_____	
DRAWN: IAN KING / C. CHASE	DATE: DD / MMM / YYYY	_____	
CHECKED: _____	DATE: _____	_____	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001.			SCHEMATIC REV: 2.0
LAST MODIFIED: Thursday, November 15, 2007 DOC #: _____			Sheet 4 OF 8




USB D- and D+ lines should be controlled impedance lines, as described in the Cypress document [high\\_speed\\_usb\\_pcb\\_layout\\_recommendations\\_9.pdf](#)

Each unrounded FPGA pad should have a via connecting it to the bottom layer of the board. This will allow access to IO pins of the FPGA for development purposes.


 <b>National Semiconductor</b> <i>The Sight &amp; Sound of Information</i>		NATIONAL SEMICONDUCTOR CORPORATION DATA CONVERSION 2900 Semiconductor Drive Santa Clara, CA 95052
PROJECT NAME: <b>BIG GIG REFERENCE BOARD REV 2.0A</b>	PAGE TITLE: <b>USB CONTROLLER</b>	
DESIGNED: IAN KING	DATE: 24/ OCT/ 2005	V4 FLASH CONFIG
DRAWN: IAN KING/ C. CHASE	DATE: 09/ MAY/ 2006	LED STATUS
CHECKED: _____	DATE: DD / MMM / YYYY	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001.		SCHEMATIC REV: 2.0
LAST MODIFIED: Thursday, November 15, 2007 DOC #: _____		Sheet 5 OF 8

nPOWER\_EN = 1 - SWITCH REGS SHUTDOWN (STANDBY)  
 nPOWER\_EN = 0 - SWITCH REGS ARE ON



POWER IN LED

ADC SHOULD BE POWERED OFF WHILE FPGA IS CONFIGURED






**National Semiconductor**  
The Sight & Sound of Information


NATIONAL SEMICONDUCTOR CORPORATION  
DATA CONVERSION

2900 Semiconductor Drive  
Santa Clara, CA 95052

PROJECT NAME: <b>BIG GIG REFERENCE BOARD 2.0A</b>		PAGE TITLE: POWER SWITCHERS
DESIGNED: IAN KING	DATE: 24/ OCT/ 2005	
DRAWN: IAN KING	DATE: 24/ OCT/ 2005	
CHECKED: _____	DATE: DD / MMM / YYYY	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001		SCHEMATIC REV: 2.0
LAST MODIFIED: Wednesday, February 27, 2008 DOC # : _____		Sheet 6 OF 8



0402 FPGA Decouplers






NATIONAL SEMICONDUCTOR CORPORATION  
DATA CONVERSION

2900 Semiconductor Drive  
Santa Clara, CA 95052

**National Semiconductor**  
The Sight & Sound of Information

PROJECT NAME: <b>BIG GIG REFERENCE BOARD REV. 2.0A</b>		PAGE TITLE: <b>VIRTEX 4 POWER PERIPHERAL POWER</b>
DESIGNED: IAN KING	DATE: 24/ OCT/ 2005	SCHEMATIC REV: 2.0
DRAWN: IAN KING	DATE: 24/ OCT/ 2005	
CHECKED: _____	DATE: DD / MMM / YYYY	Sheet 7 OF 8
<p>THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001</p> <p>LAST MODIFIED: Thursday, November 15, 2007 DOC # : _____</p>		



**National Semiconductor**  
The Sight & Sound of Information

NATIONAL SEMICONDUCTOR CORPORATION  
DATA CONVERSION

2900 Semiconductor Drive  
Santa Clara, CA 95052

PROJECT NAME:	<b>BIG GIG REFERENCE BOARD REV. 2.0A</b>	PAGE TITLE	EXPANSION HEADER
DESIGNED:	IAN KING	DATE:	24/ OCT/ 2005
DRAWN:	IAN KING/ C. CHASE	DATE:	09/ MAY/ 2006
CHECKED:		DATE:	DD / MMM / YYYY
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2001		SCHEMATIC REV: 2.0	
LAST MODIFIED: Thursday, November 15, 2007 DOC # : _____		Sheet 8 OF 8	