This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

多核访问共享内存维护缓存一致性问题研究

The operations on Core 0 are:

Write Flag at shared memory

If(Cache is enabled for access shared memory)

{

If(L2 Cache Size>0)

{

CACHE_wbL2(flag address, size of flag);

}

Else if(L1D Cache Size>0)

{

CACHE_wbL1D(flag address, size of flag);

}

}

The operations on Core 1 are:

If(Cache is enabled for access shared memory)

{

If(L2 Cache Size>0)

{

CACHE_invL2(flag address, size of flag);

}

Else if(L1D Cache Size>0)

{

CACHE_invL1D(flag address, size of flag);

}

}

If(Prefetch buffer is enabled for access Core X’s L2 RAM)

{

Invalidate Prefetch Buffer;

}

Read Flag at shared memory

大家好,这段伪代码在实际编程中怎么写,刚接触多核处理器,我的板子是6670和6678的,请各位帮忙解答,谢谢大家。