This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DM8168上电用闻亭XDS560 V2做connect test检测到是dead jtag clock

  用逻辑分析仪设置TDI高电平触发可以查看到TRST置为高电平,TCLK时钟周期是10us,RCLK无返回时钟,BOOTMODE:11111