This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

WL1837MOD: SDIO output timing

Part Number: WL1837MOD

Is Response and output data sampled during clock fall edge on default speed mode?

how to set sample edge to rise edge?